S3C6410 application processor

来源:百度文库 编辑:神马文学网 时间:2024/05/27 21:57:16




<< Back

ARM1176JZF-S based CPU Subsystem with Java acceleration Engine
16/16KB I/D Cache, 16/16KB I/D TCM
533/667MHz operating frequency
One 8-bit ITU 601/656 Camera Interface up to 4M pixel for scaled and 16M pixel forun-scaled resolution
Multi Format CODEC provides encoding and decoding of MPEG-4/H.263/H.264 >30fps@SD/D1and decoding of VC1 video >30fps@SD/D1
>4M triangles/sec 3D graphics accelerator with OpenGL ES 1.1 / 2.0, D3DM API support
2D Graphics Accelerator with BitBlit and Rotation
3-ch I2S: Dolby 5.1 channel support and combined PCM and AC97 I/F
1/2/4/8 bpp Palletized or 8/16/24bpp Non-Palletized Color-TFT support up to 1024x1024
2-Channel I2C interface support
Dedicated IrDA 1.1 port
Configurable GPIOs
On-chip USB 2.0 OTG controller and transceiver supporting high speed (480Mbps, on-chip transceiver)
On-chip USB 1.1 Host controller and transceiver supporting full speed (12Mbps, on-chip transceiver)
3-Channel HS-MMC/MMC/SDHC/SDIO card support
CF+ and CompactFlash Spec 3.0 compatible (except MDMA operation)
Real time clock, 3 PLL's, timer with PWM and watch dog timer
32 channel DMA controller
Support 8X8 key matrix
8-ch 12-bit ADC (Touch screen interface)
Advanced power management for mobile applications
Power Modes : Normal, Idle, Stop, Deep Stop, Sleep
Intelligent Power Gating for Multiple Power Domains
MtCMOS Technology
Low Power 65nm Process
Memory Subsystem
SRAM/ROM/NOR Interface with x8 or x16 data bus
Muxed OneNAND Interface with x16 data bus
NAND Flash Interface with x8 data bus, with 1/4/8-bit hardware ECC circuit and 4KB page mode
SDRAM Interface with x16 or x32 data bus
Mobile SDRAM Interface with x16 or x32 data bus (133Mbps/pin rate)
Mobile DDR Interface with x16 or x32 data bus (266Mbps/pin DDR)
',1)">